Skip to content
DenseChip
Learn
PracticeCode labInterview

DenseChip

Navigate

Menu

LearnPracticeCode labInterview

Tools

All toolsSV editorCode repoResume
DenseChip

Practice, courses, and chip-design tools in one focused workspace.

LearnPracticeCode labInterviewToolsLearning paths

© 2026 DenseChip

AboutRoadmapCareersInternshipsFAQContactPrivacyTerms
Skip to lesson

Course contents

  • How to Use This Course
  • Protocol Metrics Reference
  • Protocols Glossary
  • Reading Path
  • Protocol Fundamentals25
  • AMBA Family (APB / AHB / AXI)17
    • APB & AHB Basics
    • AXI Channels & Transfers
      • AXI Channels & Transfers: Concepts
      • AXI Channels & Transfers: Integration
      • AXI Channels & Transfers: Debug
      • AXI Channels & Transfers: Interview
    • AXI-Lite & AXI-Stream
    • AMBA Integration Debug
    • AMBA Family (APB / AHB / AXI): Tricky Q&A
  • Coherence Fabrics (ACE / CHI)17
  • Memory Interfaces (DDR / LPDDR / HBM)17
  • PCIe & CXL17
  • Embedded Peripherals (I2C / SPI / UART)17
  • High-Speed I/O (USB / Ethernet / MIPI)17
  • Protocol Verification & Compliance21
  • Protocols Interview Prep5
  • Interface Protocols Cheatsheet
Loading lesson

←AXI Channels & Transfers
  1. Topics
  2. Bus Protocols
  3. AMBA Family (APB / AHB / AXI)
  4. AXI Channels & Transfers
  5. AXI Channels & Transfers: Debug
On this page

    Interface ProtocolsAll levels

    AXI Channels & Transfers: Debug

    Debug for AXI Channels & Transfers.

    Primary debug scenario

    Symptom: Write burst hangs. AW channel completes. W beats stop after 2 of 4. B never returns.

    Triage steps

    1. Freeze one interface boundary and list accepted AW items plus accepted W beats by rising edge; do not count visible VALID cycles.

    2. For the selected AW, verify that AWLEN+1 equals the accepted W-beat count and WLAST is on the final accepted beat.

    3. Find the first missing event: source stopped offering, destination stopped accepting, converter lost association, or route no longer matched.

    4. If a width converter splits beats, reconcile its upstream acceptance, internal occupancy and downstream completions for the same write.

    5. Check B only after proving the AW and final-W prerequisites; then follow BID and the stalled B offer to its accepting edge.

    Common pitfalls

    • Checking only AW without following W channel completion.

    • WLAST missing or on wrong beat.

    • Bridge dropping W beats during width conversion.

    Previous

    36 / 158

    Next: AXI Channels & Transfers: Interview

    Up next

    Up nextAXI Channels & Transfers: Interview

    Sign in to save progress

    Practice this lessonPrevious lessonReport an error

    See also

    • AXI Channels & Transfers: Concepts