Skip to content
DenseChip
Learn
PracticeCode labInterview
LearnPracticeCode labInterview

DenseChip

Navigate

Menu

LearnPracticeCode labInterview

Tools

All toolsSV editorCode repoResume
DenseChip

Practice, courses, and chip-design tools in one focused workspace.

LearnPracticeCode labInterviewToolsLearning paths

© 2026 DenseChip

AboutRoadmapCareersInternshipsFAQContactPrivacyTerms
← Topics
  1. Topics
  2. Bus Protocols

Bus Protocols

Intermediate

Master on-chip buses: APB, AHB and AXI handshakes and integration.

Start courseHow to Use This CourseOpen lesson

New to chips?Do Start Here first

Course map

  1. How to Use This Course
    1 lesson

    Starts with How to Use This Course

  2. Protocol Metrics Reference
    1 lesson

    Starts with Protocol Metrics Reference

  3. Protocols Glossary
    1 lesson

    Starts with Protocols Glossary

  4. Reading Path
    1 lesson

    Starts with Reading Path

  5. Protocol Fundamentals
    25 lessons

    Starts with Layering & Transaction Model: Concepts

  6. AMBA Family (APB / AHB / AXI)
    17 lessons

    Starts with APB & AHB Basics: Concepts

  7. Coherence Fabrics (ACE / CHI)
    17 lessons

    Starts with ACE Coherent Transactions: Concepts

  8. Memory Interfaces (DDR / LPDDR / HBM)
    17 lessons

    Starts with DDR Controller / PHY Split: Concepts

  9. PCIe & CXL
    17 lessons

    Starts with PCIe Layering & TLPs: Concepts

  10. Embedded Peripherals (I2C / SPI / UART)
    17 lessons

    Starts with I2C Timing & Arbitration: Concepts

  11. High-Speed I/O (USB / Ethernet / MIPI)
    17 lessons

    Starts with USB Link & Packet Model: Concepts

  12. Protocol Verification & Compliance
    21 lessons

    Starts with VIP & Agent Architecture: Concepts

  13. Protocols Interview Prep
    5 lessons

    Starts with Protocols Whiteboard Framework

  14. Interface Protocols Cheatsheet
    1 lesson

    Starts with Interface Protocols Cheatsheet

About this course

Course promise

Protocol engineering for chip teams. Learn how protocols work, how they break in real SoCs, and how to debug them — with unique content per topic, not repeated templates.

  • Fundamentals first: layering, handshakes, ordering, bandwidth math.

  • Core: fundamentals, AMBA and verification; optional surveys cover coherence, memory, PCIe/CXL, peripherals and high-speed I/O.

  • Verification and compliance closure.

  • Each topic: concepts → integration → debug → interview.

Course map

  1. Protocol Fundamentals

  2. AMBA Family (APB / AHB / AXI)

  3. Coherence Fabrics (ACE / CHI)

  4. Memory Interfaces (DDR / LPDDR / HBM)

  5. PCIe & CXL

  6. Embedded Peripherals (I2C / SPI / UART)

  7. High-Speed I/O (USB / Ethernet / MIPI)

  8. Protocol Verification & Compliance

Check understanding and practise

Each section's Tricky Q&A page begins with a self-assessment checkpoint. Finish the core bus and verification lessons, then investigate the integration lab before opening its solutions.

Bus Integration Lab: five symptoms to investigate

Related topics

  • RTL memory buses
  • Architecture NoC
  • UVM protocol agents
Practice questions for this track