Integration assumptions differ: address map, reset sequencing, clock gating, interrupt routing, or pin mux. Block testbench connects directly; chip has fabric, power domains, and pin mux in between. Compare block vs chip register access path.

Common trap: Closing as 'VIP issue' without comparing integration.