The pass covered one boundary, configuration, traffic set and checker set; the failure occurred under another system context. Compare address maps, resets, clocks, power, bridge behaviour, firmware and reference-model assumptions. Add observation at the chip boundary where practical, but do not assume the cause is integration until the traces distinguish it.

Common trap: Closing the bug as 'VIP issue'.