Skip to content
DenseChip
Learn
PracticeCode labInterview

DenseChip

Navigate

Menu

LearnPracticeCode labInterview

Tools

All toolsSV editorCode repoResume
DenseChip

Practice, courses, and chip-design tools in one focused workspace.

LearnPracticeCode labInterviewToolsLearning paths

© 2026 DenseChip

AboutRoadmapCareersInternshipsFAQContactPrivacyTerms
Skip to lesson

Course contents

  • How to Use This Course
  • Protocol Metrics Reference
  • Protocols Glossary
  • Reading Path
  • Protocol Fundamentals25
  • AMBA Family (APB / AHB / AXI)17
  • Coherence Fabrics (ACE / CHI)17
    • ACE Coherent Transactions
    • Snoop & Cache Maintenance
    • CHI Topology Basics
    • Coherence Fabric Debug
    • Coherence Fabrics (ACE / CHI): Tricky Q&A
  • Memory Interfaces (DDR / LPDDR / HBM)17
  • PCIe & CXL17
  • Embedded Peripherals (I2C / SPI / UART)17
  • High-Speed I/O (USB / Ethernet / MIPI)17
  • Protocol Verification & Compliance21
  • Protocols Interview Prep5
  • Interface Protocols Cheatsheet
Loading lesson

←Coherence Fabrics (ACE / CHI)
  1. Topics
  2. Bus Protocols
  3. Coherence Fabrics (ACE / CHI)
  4. Coherence Fabrics (ACE / CHI): Tricky Q&A
On this page

    Interface ProtocolsAll levels

    Coherence Fabrics (ACE / CHI): Tricky Q&A

    Senior interview and review questions for Coherence Fabrics (ACE / CHI).

    Section checkpoint

    Follow the newest value, permission and admission evidence separately.

    Try these before opening the explanations. This is a self-assessment, not a stored score or certification.

    Check yourself C0 alone holds dirty X=7, memory has 0, C1 requests ACE ReadUnique and no other write occurs. What must the read preserve? Is peer CD the same channel as requester R?

    The reader must receive 7 after the required conflicts are resolved. The peer's CD reaches the interconnect; the requesting reader receives data through R. Memory's older 0 is not made current by being faster to return.

    Check yourself In CHI Issue H, a suitable PCrdGrant arrives before the corresponding RetryAck. May the requester resend immediately?

    No. Retain the grant's completer/type context and wait for both prerequisites. The credited retry uses AllowRetry=0 and the required PCrdType. Admission still does not mean read completion or a fixed latency guarantee.

    Ready to continue when you can produce:

    • A line/value trace identifying the dirty data source.

    • Requester/completer context for RetryAck and its suitable Protocol Credit.

    Section Q&A

    What is false sharing?

    Check yourself What is false sharing?

    Independent fields occupy one coherence granule, so writers can invalidate or transfer permission even though the fields are logically separate. Confirm line-addressed traffic and access ownership. Separation/alignment, partitioning or batching may help, with footprint trade-offs; false sharing alone does not explain incorrect data in an otherwise correct system.

    Common trap: Fixing with a faster NoC only or treating extra coherence traffic as proof of corruption.

    What does the Shared state mean in MESI?

    Check yourself What does the Shared state mean in MESI?

    In the abstract plain-MESI model, the line is valid and clean and other caches may also have it. Reads are allowed; a local write must first obtain the required unique permission and resolve other copies. Requesting an upgrade is not already completing it. ACE's response/state vocabulary needs its own mapping.

    Common trap: Confusing Shared with Exclusive or writing before permission arrives.

    Why does CHI separate request, response, data, and snoop flows?

    Check yourself Why does CHI separate request, response, data, and snoop flows?

    The message classes carry different roles and dependencies, allowing implementations to provision and route them separately. Deadlock freedom still requires the specification's dependency and progress rules plus sufficient implementation resources; separate channels alone are not proof.

    Common trap: Treating CHI as 'AXI with snoops' or assuming channel separation automatically prevents deadlock.

    Previous

    63 / 158

    Next: Memory Interfaces (DDR / LPDDR / HBM)

    Up next

    Up nextMemory Interfaces (DDR / LPDDR / HBM)

    Sign in to save progress

    Practice this lessonPrevious lessonReport an error

    See also

    • ACE Coherent Transactions
    • Snoop & Cache Maintenance
    • CHI Topology Basics