Scenario

A DMA engine passes single-ID tests but fails when traffic uses multiple IDs and a width converter sits between the master and interconnect.

Metric

random data corruption after enabling multiple outstanding IDs

Common pitfalls

• Assume AXI preserves all order

• Ignore bridge ID remap

• Debug only data channel