Skip to content
DenseChip
Learn
PracticeCode labInterview

DenseChip

Navigate

Menu

LearnPracticeCode labInterview

Tools

All toolsSV editorCode repoResume
DenseChip

Practice, courses, and chip-design tools in one focused workspace.

LearnPracticeCode labInterviewToolsLearning paths

© 2026 DenseChip

AboutRoadmapCareersInternshipsFAQContactPrivacyTerms
Skip to lesson

Course contents

  • How to Use This Course
  • The NanoSoC Tour
  • Reading Path
  • SoC Glossary10
  • SoC Metrics Reference
  • SoC Cheatsheet
  • What SoC Integration Is12
  • Architecture and Budgets21
  • Memory Maps and Address Decode26
  • Interconnect and Bus Fabrics26
  • Clock and Reset Architecture24
  • Power Architecture21
  • Interrupts, DMA and Peripherals15
  • Memories, Boot and Security21
  • IP Integration and Handoff21
  • Top-Level Verification and Bring-up21
  • Package, Pads and I/O18
  • Chip Signoff and Tapeout18
  • SoC Interview Prep16
  • Capstone: Integrate NanoSoC19
    • Capstone Brief
    • Stage 1: Memory Map and Interconnect
    • Stage 2: Clocks, Resets, Power
    • Stage 3: Interrupts and Boot
    • Stage 4: Verification and Signoff
      • Integration Test Plan Catching All Ten
      • Signoff Manifest and Waiver Ageing
      • Final Manifest Check and Readiness
    • Solutions
Loading lesson

←Stage 4: Verification and Signoff
  1. Topics
  2. SoC Design
  3. Capstone: Integrate NanoSoC
  4. Stage 4: Verification and Signoff
  5. Final Manifest Check and Readiness
On this page

    Part 14 of 14, lesson 14 of 19Part 14 of 14/Capstone: Integrate NanoSoC/Lesson 14 of 19All levels

    Final Manifest Check and Readiness

    Produce one final check script and a readiness statement with open items.

    The observation to investigate

    State what the model demonstrates and what implementation evidence remains. Check the known v1 security weakness as a separate readiness condition.

    Required behaviour

    Model consistency feeds readiness; open items remain visible; the solution key follows the learner's written statement.
    Capstone final claim and its outstanding evidence

    What to notice. Model consistency feeds readiness; open items remain visible; the solution key follows the learner's written statement.

    Check yourself Why do open items still feed readiness when the model passes?

    The PASS covers the modelled contracts; the outstanding implementation and security evidence still controls what can be claimed.

    Your investigation

    Run your checks on one fresh design record. Demonstrate a failing version before correcting it. Write a readiness statement that includes implementation timing, crossing, power-aware and package evidence still required, and the v1 security weakness. Then compare your diagnoses and checks with Solutions.

    Inputs to start from

    • Your stage 1 to 4 artefacts, frozen as one baseline.

    • The model limits: what a Python model and manifest can and cannot show about timing, crossings, power-aware behaviour and package.

    • The known security weakness in the v1 secure partition.

    Deliverable and pass criterion

    Deliverable. One script that reads every artefact and prints a single PASS line, plus a written readiness statement with the open items and an owner for each.

    Pass criterion. The script prints PASS on a fresh copy of the baseline and fails on a copy you damage; the statement names the implementation evidence still required and the security item as open.

    Evidence to hand in

    • The script output on the fresh baseline and on the damaged copy.

    • The readiness statement.

    • The open-item list with an owner and a closure condition for each.

    Keep your diagnosis in your own report. After the stage checks, compare it with Solutions and run the provided injection checks.

    Related topics

    • Next: Solutions

    • NanoSoC reference tour

    Previous

    279 / 294

    Next: Solutions

    Up next

    Up nextSolutions

    Sign in to save progress

    Practice this lessonPrevious lessonReport an error

    See also

    • Integration Test Plan Catching All Ten