Skip to content
DenseChip
Learn
PracticeCode labInterview

DenseChip

Navigate

Menu

LearnPracticeCode labInterview

Tools

All toolsSV editorCode repoResume
DenseChip

Practice, courses, and chip-design tools in one focused workspace.

LearnPracticeCode labInterviewToolsLearning paths

© 2026 DenseChip

AboutRoadmapCareersInternshipsFAQContactPrivacyTerms
Skip to lesson

Course contents

  • Quick Start: Your First Green Build
  • How to Use This Course
  • Reading Paths
  • Part 1: How Chips Get Made6
  • Part 2: Your Workstation5
  • Part 3: Specify and Architect3
  • Part 4: The Design Loop6
  • Part 5: The Verification Ladder6
  • Part 6: Automation and Reproducibility5
  • Part 7: Hand-Off to the Back-End3
  • Part 8: When Things Go Wrong3
  • Part 9: Project and Next Steps3
    • Project: Spec to Green CI
    • Project Review and Rubric
    • Where to Go Next
  • Reference4
Loading lesson

←Start Here: RTL and Verification
  1. Topics
  2. Start Here: RTL and Verification
  3. Part 9: Project and Next Steps
On this page

    Part 9 of 9Part 9 of 9/Project and Next StepsAll levels

    Part 9: Project and Next Steps

    Can I take a spec to green CI on my own? Deliver a second small design from a written spec to green CI.

    • 3topics
    • 3lessons

    Part 9 answers: Can I take a spec to green CI on my own?

    The final part hands you a new spec and asks for everything: spec, microarchitecture, RTL, testbench, Makefile and CI, all green. A review rubric tells you exactly what good looks like before you ask anyone else to look.

    Then a map shows where each deep course takes you next, matched to the role you want.

    Plan for this part

    What

    Detail

    Time

    Four to eight hours for the project; the rest is short.

    You will build

    pulse_counter: a spec, RTL, a self-checking testbench, a Makefile and a CI workflow of your own.

    You are done when

    make all passes, your testbench kills at least three mutants, and the rubric score is written down.

    Start with 9.1 Project: Spec to Green CI

    Spec to green build for a second design, with checkpoints.

    After this part you can

    • Deliver a second small design from a written spec to green CI.

    • Review your own work against the rubric before asking anyone else.

    • Pick the next course for the role you want: RTL, verification or back-end.

    Lessons

    #

    Lesson

    What it covers

    Level

    9.1

    Project: Spec to Green CI

    Spec to green build for a second design, with checkpoints.

    F

    9.2

    Project Review and Rubric

    Score your own project against a clear rubric.

    F

    9.3

    Where to Go Next

    Pick the one next course that fits what you want to do.

    F

    Lessons are in learning order: each one sets up the problem the next one solves. The glossary and the command cheat sheet are open to you throughout; if something fails, go to the troubleshooting table.

    Where other courses go deeper

    This course stays on the front-end start-up path and links out instead of repeating. These lessons build on or continue what this part teaches.

    • RTL Design course

    • SystemVerilog course

    • UVM course

    Related topics

    • Course hub

    • Previous: Part 8 · When Things Go Wrong

    PreviousNext: Project: Spec to Green CI

    Up next

    Up nextProject: Spec to Green CI

    Sign in to save progress

    Practice this lessonPrevious lessonReport an error

    See also

    • Quick Start: Your First Green Build
    • How to Use This Course
    • Reading Paths