Reading Path

By role

• Kernel/perf engineer: programming model -> memory hierarchy -> warp scheduling -> counters.

• GPU architect: SM pipeline -> memory/interconnect -> design space -> silicon impact.

• Graphics engineer: graphics pipeline -> memory behavior -> queue arbitration and thermals.

• Silicon owner: physical design -> timing/power/thermal closure -> bring-up and validation.